Xilinx ML310 - Manual

Xilinx ML310

Xilinx ML310 – Manual, read for free online in PDF format. We hope this helps you resolve any issues you may have. If you have further questions, please contact us through the contact form.

1 Page 1
2 Page 2
3 Page 3
4 Page 4
5 Page 5
6 Page 6
7 Page 7
8 Page 8
9 Page 9
10 Page 10
11 Page 11
12 Page 12
13 Page 13
14 Page 14
15 Page 15
16 Page 16
17 Page 17
18 Page 18
19 Page 19
20 Page 20
21 Page 21
22 Page 22
23 Page 23
24 Page 24
25 Page 25
26 Page 26
27 Page 27
28 Page 28
29 Page 29
30 Page 30
31 Page 31
32 Page 32
33 Page 33
34 Page 34
35 Page 35
36 Page 36
37 Page 37
38 Page 38
39 Page 39
40 Page 40
41 Page 41
42 Page 42
43 Page 43
44 Page 44
45 Page 45
46 Page 46
47 Page 47
48 Page 48
49 Page 49
50 Page 50
51 Page 51
52 Page 52
53 Page 53
54 Page 54
55 Page 55
56 Page 56
57 Page 57
58 Page 58
59 Page 59
60 Page 60
61 Page 61
62 Page 62
63 Page 63
64 Page 64
65 Page 65
66 Page 66
67 Page 67
68 Page 68
69 Page 69
70 Page 70
Page: / 70

Table of Contents:

  • Page 3 – Version
  • Page 5 – Preface: About This Manual; Foundation ISE; Chapter 2: ML310 Embedded Development Platform; Overview; Table of Contents
  • Page 7 – Preface; About This Manual; Manual Contents; Additional Resources; Resource
  • Page 8 – Conventions; Typographical; Courier bold
  • Page 9 – Online Document
  • Page 11 – Chapter 1; Summary of Virtex-II Pro Features
  • Page 13 – Virtex-II FPGA Fabric
  • Page 14 – Foundation Features; Design Entry
  • Page 15 – Synthesis
  • Page 16 – Board Level Integration; Embedded Development Kit
  • Page 17 – Chapter 2
  • Page 19 – Features; ML310 High-Level Block Diagram
  • Page 20 – Board Hardware; Clock Generation
  • Page 21 – DDR Memory; DDR DIMM
  • Page 22 – DDR Signaling; DDR DIMM Interface Block Diagram
  • Page 24 – Connections from FPGA to DIMM Interface, P7
  • Page 26 – Serial Port FPGA UART; Introduction to Serial Ports; Optional DDR DIMM Clocks for use with Unbuffered DIMMs
  • Page 27 – System ACE CF Controller
  • Page 28 – System ACE MPU Connection from FPGA to Controller
  • Page 29 – JTAG; JTAG Connections to the XC2VP30 and System ACE
  • Page 30 – Parallel Cable IV Interface; GPIO LEDs and LCD; GPIO; PC4 IV JTAG Connector Pinout
  • Page 32 – GPIO LED Interface; GPIO LCD Interface
  • Page 33 – CPU Debug and CPU Trace; CPU Debug Description; GPIO LCD Control Signal Connections from FPGA to U33
  • Page 34 – Combined Trace/Debug Connector Pinout
  • Page 35 – CPU Debug Connector Pinout; PCI Bus; CPU Debug Connection to XC2VP30
  • Page 37 – PCI Bus and Device Connectivity
  • Page 38 – UCF Signal Name
  • Page 41 – Parallel Port Interface, connector assembly P1
  • Page 42 – Serial Port Interface, connector assembly P1; ALi South Bridge Parallel Port pinout P1 (DB25)
  • Page 43 – USB, connector assembly J3; Signal Name
  • Page 44 – IDE, connectors J15 and J16; ALi South Bridge IDE connectors, J15 and J16
  • Page 46 – Audio Jacks, J1 and J2
  • Page 48 – ALi M1535 Flash Memory Interface
  • Page 49 – Introduction to IIC/SMBus
  • Page 50 – SMBus and IIC Controller Connections
  • Page 52 – SPI Signaling
  • Page 53 – SPI Addressing; Push Buttons, Switches, Front Panel Interface and Jumpers; Push Buttons; System ACE Reset, SW1; SPI EEPROM Device Interface
  • Page 54 – System ACE Configuration Dipswitch, SW3
  • Page 55 – Front Panel Interface Connector, J23; SW3 - SysACE CFG Switch Detail
  • Page 56 – Front Panel Interface connector, J23
  • Page 57 – Jumpers; MGT VTRX Termination Voltage Jumpers, J10 and J11
  • Page 58 – MGT BREF Clock Selection Jumpers, J20 and J21; JTAG Source Select Jumper, J19; ATX Power Distribution and Voltage Regulation; Jumper Selection for MGT BREF clocks,J20/J21
  • Page 60 – Voltage Monitor
  • Page 62 – Personality Module Connected to ML310 Board
  • Page 63 – PM1 Connector; PM2 Connector; Edge View of Host Board Connectors on ML310; Plastic Divider
  • Page 64 – Adapter Board PM Connectors; ML310 PM Utility Pins; Contact Order; Adapter Board Connector Pin Detail
  • Page 65 – ML310 PM User I/O Pins
  • Page 66 – PM1 Pin
  • Page 70 – PM2 Pin
Loading the manual

R

ML310 User
Guide

Virtex-II Pro Embedded
Development Platform

UG068 (v1.01) August 25, 2004

"Loading the manual" means you need to wait until the file loads and becomes available for online reading. Some manuals are very large, and the time they take to appear depends on your internet speed.

Summary

Page 3 - Version

UG068 (v1.01) August 25, 2004 www.xilinx.com ML310 User Guide 1-800-255-7778 ML310 User Guide UG068 (v1.01) August 25, 2004 The following table shows the revision history for this document.. Version Revision 08/15/04 1.0 Initial Xilinx release. 08/25/04 1.01 Added SysACE CFGADDR details.

Page 5 - Preface: About This Manual; Foundation ISE; Chapter 2: ML310 Embedded Development Platform; Overview; Table of Contents

ML310 User Guide www.xilinx.com 5 UG068 (v1.01) August 25, 2004 1-800-255-7778 Preface: About This Manual Chapter 1: Introduction to Virtex-II Pro, ISE, and EDK Virtex-II Pro . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ....

Page 7 - Preface; About This Manual; Manual Contents; Additional Resources; Resource

ML310 User Guide www.xilinx.com 7 UG068 (v1.01) August 25, 2004 1-800-255-7778 R Preface About This Manual This manual accompanies the ML310 Embedded Development System and contains information about the ML310 Hardware Platform and software tools. Manual Contents This manual contains the following c...

Other Xilinx Models

All Xilinx Other