Cypress CY7C1339G - Manuals

Cypress CY7C1339G – Manual in PDF format online.

Manuals:

1 Page 1
2 Page 2
3 Page 3
4 Page 4
5 Page 5
6 Page 6
7 Page 7
8 Page 8
9 Page 9
10 Page 10
11 Page 11
12 Page 12
13 Page 13
14 Page 14
15 Page 15
16 Page 16
17 Page 17
18 Page 18

Summary

Page 2 - Unit

CY7C1339G Document #: 38-05520 Rev. *F Page 2 of 18 Pin Configurations Selection Guide 250 MHz 200 MHz 166 MHz 133 MHz Unit Maximum Access Time 2.6 2.8 3.5 4.0 ns Maximum Operating Current 325 265 240 225 mA Maximum CMOS Standby Current 40 40 40 40 mA A A A A A 1 A 0 N C /72M NC/36M V SS V DD NC/18 ...

Page 5 - DD; ZZ Mode Electrical Characteristics

CY7C1339G Document #: 38-05520 Rev. *F Page 5 of 18 signal. Consecutive single Read cycles are supported. Oncethe SRAM is deselected at clock rise by the chip select andeither ADSP or ADSC signals, its output will tri-state immedi-ately. Single Write Accesses Initiated by ADSP This access is initiat...

Page 6 - Truth Table

CY7C1339G Document #: 38-05520 Rev. *F Page 6 of 18 Truth Table [2, 3, 4, 5, 6, 7] Operation Add. Used CE 1 CE 2 CE 3 ZZ ADSP ADSC ADV WRITE OE CLK DQ Deselect Cycle, Power-down None H X X L X L X X X L-H Tri-State Deselect Cycle, Power-down None L L X L L X X X X L-H Tri-State Deselect Cycle, Power...

Cypress Manuals