Analog Devices HSC-ADC-EVALC - Manual

Analog Devices HSC-ADC-EVALC

Analog Devices HSC-ADC-EVALC – Manual, read for free online in PDF format. We hope this helps you resolve any issues you may have. If you have further questions, please contact us through the contact form.

1 Page 1
2 Page 2
3 Page 3
4 Page 4
5 Page 5
6 Page 6
7 Page 7
8 Page 8
9 Page 9
10 Page 10
11 Page 11
12 Page 12
13 Page 13
14 Page 14
15 Page 15
16 Page 16
17 Page 17
18 Page 18
19 Page 19
20 Page 20
21 Page 21
22 Page 22
23 Page 23
24 Page 24
25 Page 25
26 Page 26
27 Page 27
28 Page 28
29 Page 29
30 Page 30
31 Page 31
32 Page 32
Page: / 32

Table of Contents:

  • Page 2 – TABLE OF CONTENTS; REVISION HISTORY
  • Page 3 – See Figure 5 to Figure 20 for complete schematics and layout plots.
  • Page 4 – EVALUATION BOARD HARDWARE; EASY; Requirements; Important Note; VisualAnalog User Manual; POWER SUPPLIES
  • Page 5 – JUMPERS; Default Settings; Table 1. Jumper Configurations
  • Page 6 – HSC-ADC-EVALC ADC CAPTURE BOARD FEATURES
  • Page 7 – HSC-ADC-EVALC SUPPORTED ADC EVALUATION BOARDS; Refer to the Analog Devices ADC capture board product page at
  • Page 8 – THEORY OF OPERATION; CONFIGURATION; ) signals to the converter board via connector; INPUT CIRCUITRY
  • Page 9 – EVALUATION BOARD SCHEMATICS AND ARTWORK; TYCO AND DSP EZ–KIT CONNECTOR TO FPGA
  • Page 11 – FPGA TO SRAM DATA
  • Page 13 – SRAM AND FPGA POWER
  • Page 16 – ROCKET I/0 CONNECTIONS
  • Page 17 – USB CONNECTIONS
  • Page 19 – EZ–KIT EXPANSION INTERFACE – FOR DSPs
  • Page 23 – PCB LAYOUT
  • Page 28 – ORDERING INFORMATION; Qty Reference
  • Page 31 – NOTES
Loading the manual

High Speed Converter Evaluation Platform

HSC-ADC-EVALC

Rev. 0

Evaluation boards are only intended for device evaluation and not for production purposes.
Evaluation boards as supplied “as is” and without warranties of any kind, express, implied, or
statutory including, but not limited to, any implied warranty of merchantability or fitness for a
particular purpose. No license is granted by implication or otherwise under any patents or other
intellectual property by application or use of evaluation boards. Information furnished by Analog
Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog
Devices for its use, nor for any infringements of patents or other rights of third parties that may result
from its use. Analog Devices reserves the right to change devices or specifications at any time
without notice. Trademarks and registered trademarks are the property of their respective owners.
Evaluation boards are not authorized to be used in life support devices or systems.



One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700

www.analog.com

Fax: 781.461.3113

©2007 Analog Devices, Inc. All rights reserved.

FEATURES

Xilinx Virtex-4 FPGA-based buffer memory board

Used for capturing digital data from high speed ADC
evaluation boards to simplify evaluation

64 kB FIFO depth
Parallel input at 644 MSPS SDR and 800 MSPS DDR
Supports 1.8 V, 2.5 V, and 3.3 V CMOS and LVDS interfaces
Supports multiple ADC channels up to 18 bits
Measures performance with VisualAnalog

Real-time FFT and time domain analysis
Analyzes SNR, SINAD, SFDR, and harmonics

Simple USB port interface (2.0)
Supports ADCs with serial port interfaces (SPI)
FPGA reconfigurable via JTAG, on-board EPROM, or USB
On-board regulator circuit speeds setup

5 V, 3 A switching power supply included

Compatible with Windows 98 (2nd edition), Windows 2000,

Windows ME, and Windows XP

EQUIPMENT NEEDED

Analog signal source and antialiasing filter
Low jitter clock source
High speed ADC evaluation board and ADC data sheet
PC running Windows 98 (2nd edition), Windows 2000,

Windows ME, or Windows XP

Latest version of VisualAnalog
USB 2.0 port recommended (USB 1.1 compatible)

PRODUCT HIGHLIGHTS

1.

Easy to Set Up. Connect the included power supply along
with the CLK and AIN signal sources to the two evaluation
boards. Then connect to the PC via the USB port and
evaluate the performance instantly.

2.

USB Port Connection to PC. PC interface is via a USB 2.0
connection (1.1 compatible) to the PC. A USB cable is
provided in the kit.

3.

64 kB FIFO. The on-board FPGA contains an integrated
FIFO to store data captured from the ADC for subsequent
processing.

4.

Up to 644 MSPS SDR/800 MSPS DDR Encode Rates on
Each Channel. Multichannel ADCs with encode rates up
to 644 MSPS SDR and 800 MSPS DDR can be used with
the ADC capture board.

5.

Supports ADCs with Serial Port Interface or SPI. Some
ADCs include a feature set that can be changed via the
SPI. The ADC capture board supports these SPI-driven
features through the existing USB connection to the
computer without additional cabling needed.

6.

VisualAnalog™. VisualAnalog supports the HSC-ADC-
EVALC hardware platform as well as enabling virtual ADC
evaluation using ADIsimADC™, Analog Devices proprietary
behavioral modeling technology. This allows rapid compari-
son between multiple ADCs, with or without hardware
evaluation boards. For more information, see AN-737 at

www.analog.com/VisualAnalog

.

FUNCTIONAL BLOCK DIAGRAM

06

67

6-

00

1

FPGA

CONFIGURATION

MODE

EXT SYNC2

LED2

LED1

FIFO
CONTROL(9)

J1*

J2*

J3*

J10

RECONFIG

DATA(16)

EXT SYNC1

*DATA CONVERTER I/O CONNECTORS

DATA BUS 1(18)

CLKB(2)

FPGA GPIO(8)

SPI(7)
USB DIRECT(5)

DATA BUS 2(18)

CLKA(2)

FPGA

DONE

FPGA

CONFIG

PROM

USB

CONFIG

PROM

JTAG

CONNECTOR

POWER

CONNECTOR

USB

CONNECTOR

USB

CONTROLLER

CAPTURE

UPLOAD

PORTC

PORTB
PORTD

PORTE
PORTA

ONBOARD

VOLTAGE

REGULATORS

J4

CLOCK INPUT

FILTERED

ANALOG

INPUT

LO

G

IC

SPI

ADC

n

n

J6

USB

STANDARD

USB 2.0

ON-BOARD

VOLTAGE

REGULATORS

POWER

CONNECTOR

FPGA

SINGLE OR MULTICHANNEL

HIGH SPEED ADC

EVALUATION BOARD

HSC-ADC-E VALC

CLOCK

CIRCUIT

Figure 1.

"Loading the manual" means you need to wait until the file loads and becomes available for online reading. Some manuals are very large, and the time they take to appear depends on your internet speed.

Summary

Page 2 - TABLE OF CONTENTS; REVISION HISTORY

HSC-ADC-EVALC Rev. 0 | Page 2 of 32 TABLE OF CONTENTS Features .............................................................................................. 1 Equipment Needed ........................................................................... 1 Product Highlights .............................

Page 3 - See Figure 5 to Figure 20 for complete schematics and layout plots.

HSC-ADC-EVALC Rev. 0 | Page 3 of 32 PRODUCT DESCRIPTION The Analog Devices, Inc. high speed converter evaluation platform (HSC-ADC-EVALC) includes the latest version of VisualAnalog and an FPGA-based buffer memory board to capture blocks of digital data from the Analog Devices high speed analog-to-d...

Page 4 - EVALUATION BOARD HARDWARE; EASY; Requirements; Important Note; VisualAnalog User Manual; POWER SUPPLIES

HSC-ADC-EVALC Rev. 0 | Page 4 of 32 EVALUATION BOARD HARDWARE HSC-ADC-EVALC ADC CAPTURE BOARD EASY START Requirements • HSC-ADC-EVALC ADC capture board, VisualAnalog, 5 V wall transformer, and USB cable • High speed ADC evaluation board and ADC data sheet • Power supply for ADC evaluation board • An...

Other Analog Devices Models

All Analog Devices Other