Cypress CY14B101K - Manuals

Cypress CY14B101K – Manual in PDF format online.

Manuals:

1 Page 1
2 Page 2
3 Page 3
4 Page 4
5 Page 5
6 Page 6
7 Page 7
8 Page 8
9 Page 9
10 Page 10
11 Page 11
12 Page 12
13 Page 13
14 Page 14
15 Page 15
16 Page 16
17 Page 17
18 Page 18
19 Page 19
20 Page 20
21 Page 21
22 Page 22
23 Page 23
24 Page 24
25 Page 25
26 Page 26
27 Page 27
28 Page 28

Summary

Page 2 - Pin Configurations; Top View

CY14B101K Document Number: 001-06401 Rev. *I Page 2 of 28 Pin Configurations Figure 1. 48-Pin SSOP Table 1. Pin Definitions Pin Name Alt IO Type Description A 0 – A 16 Input Address Inputs. Used to select one of the 131,072 bytes of the nvSRAM. DQ0 – DQ7 Input Output Bidirectional Data IO Lines. Use...

Page 3 - Device Operation; SRAM READ; Figure 2. AutoStore Mode

CY14B101K Document Number: 001-06401 Rev. *I Page 3 of 28 Device Operation The CY14B101K nvSRAM consists of two functional compo-nents paired in the same physical cell. The components areSRAM memory cell and a nonvolatile QuantumTrap cell. TheSRAM memory cell operates as a standard fast static RAM. ...

Page 5 - Low Average Active Power; Figure 3; Best Practices; Stopping and Starting the Oscillator; Figure 3. Current versus Cycle Time

CY14B101K Document Number: 001-06401 Rev. *I Page 5 of 28 Low Average Active Power CMOS technology provides the CY14B101K the benefit ofdrawing significantly less current when it is cycled at times longerthan 50 ns. Figure 3 shows the relationship between I CC and READ/WRITE Cycle Time. The worst ca...

Cypress Manuals