Cypress CYV15G0104TRB - Manual
Cypress CYV15G0104TRB – Manual, read for free online in PDF format. We hope this helps you resolve any issues you may have. If you have further questions, please contact us through the contact form.
Table of Contents:
- Page 2 – Serializer; TX; Deserializer; Reclocker; ROU; Phase; REF
- Page 3 – Device Configuration and Control Block Diagram
- Page 6 – Table 6
- Page 7 – Pin Definitions
- Page 12 – Power Control
- Page 13 – Device Configuration and Control Interface; Table 4
- Page 15 – JTAG Support
- Page 16 – Figure 2. Receive BIST State Machine
- Page 17 – CYV15G0104TRB DC Electrical Characteristics
- Page 18 – GND; CYV15G0104TRB AC Electrical Characteristics
- Page 20 – PLL Characteristics
- Page 21 – TXCLKB; Transmit Interface; REFCLKB; REFCLKB selected
- Page 22 – CYV15G0104TRB HOTLink II Transmitter Switching Waveforms; Timing; TXCLKOB; Switching Waveforms for the CYV15G0104TRB HOTLink II Receiver; RXCLKA–
- Page 23 – WREN
- Page 27 – Document History Page; ISSUE
Independent Clock HOTLink II™ Serializer and
Reclocking Deserializer
CYV15G0104TRB
Cypress Semiconductor Corporation
•
3901 North First Street
•
San Jose
,
CA 95134
•
408-943-2600
Document #: 38-02100 Rev. *B
Revised July 8, 2005
Features
• Second-generation HOTLink
®
technology
• Compliant to SMPTE 292M and SMPTE 259M video
standards
• Single channel video serializer plus single channel
video reclocking deserializer
— 195- to 1500-Mbps serial data signaling rate
— Simultaneous operation at different signaling rates
• Supports reception of either 1.485 or 1.485/1.001 Gbps
data rate with the same training clock
• Internal phase-locked loops (PLLs) with no external
PLL components
• Supports half-rate and full-rate clocking
• Selectable differential PECL-compatible serial inputs
— Internal DC-restoration
• Redundant differential PECL-compatible serial outputs
— No external bias resistors required
— Internal source termination
— Signaling-rate controlled edge-rates
• Synchronous LVTTL parallel interface
• JTAG boundary scan
• Built-In Self-Test (BIST) for at-speed link testing
• Link Quality Indicator
— Analog signal detect
— Digital signal detect
• Low-power 1.8W @ 3.3V typical
• Single 3.3V supply
• Thermally enhanced BGA
• Pb-Free package option available
• 0.25
µ
BiCMOS technology
Functional Description
The CYV15G0104TRB Independent Clock HOTLink II™
Serializer and Reclocking Deserializer is a point-to-point or
point-to-multipoint communications building block enabling
transfer of data over a variety of high-speed serial links
including SMPTE 292M and SMPTE 259M video applications.
It supports signaling rates in the range of 195 to 1500 Mbps
per serial link. The transmit and receive channels are
independent and can operate simultaneously at different
rates. The transmit channel accepts 10-bit parallel characters
in an Input Register and converts them to serial data. The
receive channel accepts serial data and converts it to 10-bit
parallel characters and presents these characters to an Output
Register. The received serial data can also be reclocked and
retransmitted through the reclocker serial outputs.
Figure 1
illustrates typical connections between independent video co-
processors and corresponding CYV15G0104TRB chips.
The CYV15G0104TRB satisfies the SMPTE 259M and
SMPTE 292M compliance as per SMPTE EG34-1999 Patho-
logical Test Requirements.
As a second-generation HOTLink device, the
CYV15G0104TRB extends the HOTLink family with enhanced
levels of integration and faster data rates, while maintaining
serial-link compatibility (data and BIST) with other HOTLink
devices. The transmit (TX) channel of the CYV15G0104TRB
HOTLink II device accepts scrambled 10-bit transmission
characters. These characters are serialized and output from
dual Positive ECL (PECL) compatible differential trans-
mission-line drivers at a bit-rate of either 10- or 20-times the
input reference clock for that channel.
The receive (RX) channel of the CYV15G0104TRB HOTLink
II device accepts a serial bit-stream from one of two selectable
PECL-compatible differential line receivers, and using a
completely integrated Clock and Data Recovery PLL, recovers
the timing information necessary for data reconstruction. The
recovered bit-stream is reclocked and retransmitted through
the reclocker serial outputs. Also, the recovered serial data is
deserialized and presented to the destination host system.
The transmit and receive channels contain an independent
BIST pattern generator and checker, respectively. This BIST
hardware allows at-speed testing of the high-speed serial data
paths in each transmit and receive section, and across the
interconnecting links.
Figure 1. HOTLink II™ System Connections
V
ideo
Cop
roce
ssor
10
10
V
ideo
Copr
oces
sor
10
10
Serial
Links
Independent
CYV15G0104TRB
Independent
Device
Device
Channel
CYV15G0104TRB
Channel
Reclocked
Output
Reclocked
Output
"Loading the manual" means you need to wait until the file loads and becomes available for online reading. Some manuals are very large, and the time they take to appear depends on your internet speed.
Summary
CYV15G0104TRB Document #: 38-02100 Rev. *B Page 2 of 27 The CYV15G0104TRB is ideal for SMPTE applications wheredifferent data rates and serial interface standards arenecessary for each channel. Some applications include multi- format routers, switchers, format converters, SDI monitors,cameras, and c...
CYV15G0104TRB Document #: 38-02100 Rev. *B Page 3 of 27 INA1+INA1– INA2+INA2– INSELA Clock & Data Recovery PLL Shif ter LFIA 10 RXDA[9:0] Receive Signal Monitor Ou tp ut Regi ste r RXCLKA+RXCLKA– ÷ 2 JTAG Boundary Scan Controller TDO TMS TCLK TDI RESET Reclocking Deserializer Path Block Diagram ...
CYV15G0104TRB Document #: 38-02100 Rev. *B Page 6 of 27 Pin DefinitionsCYV15G0104TRB HOTLink II Serializer and Reclocking Deserializer Name I/O Characteristics Signal Description Transmit Path Data and Status Signals TXDB[9:0] LVTTL Input, synchronous, sampled by TXCLKB ↑ or REFCLKB ↑ [2] Transmit D...
