Cypress CY7C1373D - Manual
Cypress CY7C1373D – Manual, read for free online in PDF format. We hope this helps you resolve any issues you may have. If you have further questions, please contact us through the contact form.
Table of Contents:
- Page 3 – Pin Configurations
- Page 6 – TMS
- Page 7 – Pin Definitions
- Page 8 – Functional Overview
- Page 9 – Interleaved Burst Address Table; ZZ Mode Electrical Characteristics
- Page 11 – Disabling the JTAG Feature; Performing a TAP Reset; TAP Registers; Instruction Register; TAP Controller State Diagram; TAP Controller Block Diagram
- Page 12 – TAP Instruction Set
- Page 13 – TAP Timing; Test Clock
- Page 14 – TAP AC Switching Characteristics
- Page 15 – V TAP AC Output Load Equivalent; T D O; TAP DC Electrical Characteristics And Operating Conditions
- Page 17 – 19-Ball BGA Boundary Scan Order; Ball ID; Internal
- Page 18 – 65-Ball BGA Boundary Scan Order
- Page 19 – Electrical Characteristics
- Page 21 – Switching Characteristics
- Page 22 – Switching Waveforms
- Page 23 – NOP, STALL AND DESELECT Cycles
- Page 24 – ZZ Mode Timing; CLK
- Page 25 – Ordering Information
- Page 26 – Package Diagrams
- Page 29 – Document History Page; Issue
18-Mbit (512K x 36/1M x 18)
Flow-Through SRAM with NoBL™ Architecture
CY7C1371D
CY7C1373D
Cypress Semiconductor Corporation
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Document #: 38-05556 Rev. *F
Revised July 09, 2007
Features
• No Bus Latency
™
(NoBL
™
) architecture eliminates dead
cycles between write and read cycles
• Supports up to 133-MHz bus operations with zero wait
states
— Data is transferred on every clock
• Pin-compatible and functionally equivalent to ZBT™
devices
• Internally self-timed output buffer control to eliminate the
need to use OE
• Registered inputs for flow through operation
• Byte Write capability
• 3.3V/2.5V IO power supply (V
DDQ
)
• Fast clock-to-output times
— 6.5 ns (for 133-MHz device)
• Clock Enable (CEN) pin to enable clock and suspend
operation
• Synchronous self-timed writes
• Asynchronous Output Enable
• Available in JEDEC-standard Pb-free 100-pin TQFP,
Pb-free and non-Pb-free 119-Ball BGA and 165-Ball FBGA
package.
• Three chip enables for simple depth expansion
• Automatic Power down feature available using ZZ mode or
CE deselect
• IEEE 1149.1 JTAG-Compatible Boundary Scan
• Burst Capability — linear or interleaved burst order
• Low standby power
Functional Description
The CY7C1371D/CY7C1373D is a 3.3V, 512K x 36/1M x 18
Synchronous flow through Burst SRAM designed specifically
to support unlimited true back-to-back Read/Write operations
with no wait state insertion. The CY7C1371D/CY7C1373D is
equipped with the advanced No Bus Latency (NoBL) logic
required to enable consecutive Read/Write operations with
data being transferred on every clock cycle. This feature
dramatically improves the throughput of data through the
SRAM, especially in systems that require frequent Write-Read
transitions.
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. The clock input is qualified by
the Clock Enable (CEN) signal, which when deasserted
suspends operation and extends the previous clock cycle.
Maximum access delay from the clock rise is 6.5 ns (133-MHz
device).
Write operations are controlled by the two or four Byte Write
Select (BW
X
) and a Write Enable (WE) input. All writes are
conducted with on-chip synchronous self-timed write circuitry.
Three synchronous Chip Enables (CE
1
, CE
2
, CE
3
) and an
asynchronous Output Enable (OE) provide for easy bank
selection and output tri-state control. To avoid bus contention,
the output drivers are synchronously tri-stated during the data
portion of a write sequence.
Selection Guide
133 MHz
100 MHz
Unit
Maximum Access Time
6.5
8.5
ns
Maximum Operating Current
210
175
mA
Maximum CMOS Standby Current
70
70
mA
Note:
1. For best-practices recommendations, please refer to the Cypress application note
System Design Guidelines
on www.cypress.com.
"Loading the manual" means you need to wait until the file loads and becomes available for online reading. Some manuals are very large, and the time they take to appear depends on your internet speed.
Summary
CY7C1371DCY7C1373D Document #: 38-05556 Rev. *F Page 3 of 29 Pin Configurations 100-Pin TQFP Pinout A A A A A1 A0 NC/ 288M NC /144M V SS V DD NC /36M A A A A A A DQP B DQ B DQ B V DDQ V SS DQ B DQ B DQ B DQ B V SS V DDQ DQ B DQ B V SS NC V DD DQ A DQ A V DDQ V SS DQ A DQ A DQ A DQ A V SS V DDQ DQ A ...
CY7C1371DCY7C1373D Document #: 38-05556 Rev. *F Page 6 of 29 Pin Configurations (continued) 165-Ball FBGA Pinout CY7C1371D (512K x 36) 2 3 4 5 6 7 1 ABCD E F G H J K L M N P R TDO NC/576M NC/1G DQP C DQ C DQP D NC DQ D CE 1 BW B CE 3 BW C CEN A CE2 DQ C DQ D DQ D MODE NC DQ C DQ C DQ D DQ D DQ D NC/...
CY7C1371DCY7C1373D Document #: 38-05556 Rev. *F Page 7 of 29 Pin Definitions Name IO Description A 0 , A 1 , A Input- Synchronous Address Inputs used to select one of the address locations . Sampled at the rising edge of the CLK. A [1:0] are fed to the two-bit burst counter. BW A , BW B BW C , BW D ...
