Cypress CY7C1355C - Manual
Cypress CY7C1355C – Manual, read for free online in PDF format. We hope this helps you resolve any issues you may have. If you have further questions, please contact us through the contact form.
Table of Contents:
- Page 3 – Pin Configurations
- Page 6 – TMS
- Page 7 – Pin Definitions
- Page 8 – Functional Overview
- Page 11 – Disabling the JTAG Feature; ) to prevent clocking of the device. TDI and TMS are; TAP Controller State Diagram; Performing a TAP Reset; Instruction Register
- Page 12 – ) when the BYPASS instruction is executed.; TAP Instruction Set; and t
- Page 13 – Test Clock
- Page 15 – Scan Register Sizes; Register Name; Identification Codes; Instruction
- Page 16 – 19-ball BGA Boundary Scan Order
- Page 17 – 65-ball FBGA Boundary Scan Order
- Page 18 – Electrical Characteristics
- Page 19 – Capacitance; Thermal Resistance; AC Test Loads and Waveforms
- Page 20 – Switching Characteristics
- Page 21 – Switching Waveforms
- Page 22 – NOP, STALL and DESELECT Cycles
- Page 23 – ZZ Mode Timing; CLK
- Page 24 – Ordering Information; Commercial
- Page 25 – Package Diagrams
- Page 28 – Document History Page; Issue Date
9-Mbit (256K x 36/512K x 18)
Flow-Through SRAM with NoBL™ Architecture
CY7C1355C
CY7C1357C
Cypress Semiconductor Corporation
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Document #: 38-05539 Rev. *E
Revised September 14, 2006
Features
• No Bus Latency™ (NoBL™) architecture eliminates
dead cycles between write and read cycles
• Can support up to 133-MHz bus operations with zero
wait states
— Data is transferred on every clock
• Pin compatible and functionally equivalent to ZBT™
devices
• Internally self-timed output buffer control to eliminate
the need to use OE
• Registered inputs for flow-through operation
• Byte Write capability
• 3.3V/2.5V I/O power supply (V
DDQ
)
• Fast clock-to-output times
— 6.5 ns (for 133-MHz device)
• Clock Enable (CEN) pin to enable clock and suspend
operation
• Synchronous self-timed writes
• Asynchronous Output Enable
• Available in JEDEC-standard and lead-free 100-Pin
TQFP, lead-free and non lead-free 119-Ball BGA
package and 165-Ball FBGA package
• Three chip enables for simple depth expansion.
• Automatic Power-down feature available using ZZ
mode or CE deselect
• IEEE 1149.1 JTAG-Compatible Boundary Scan
• Burst Capability—linear or interleaved burst order
• Low standby power
Functional Description
[1]
The CY7C1355C/CY7C1357C is a 3.3V, 256K x 36/512K x 18
Synchronous Flow-through Burst SRAM designed specifically
to support unlimited true back-to-back Read/Write operations
without the insertion of wait states. The
CY7C1355C/CY7C1357C is equipped with the advanced No
Bus Latency (NoBL) logic required to enable consecutive
Read/Write operations with data being transferred on every
clock cycle. This feature dramatically improves the throughput
of data through the SRAM, especially in systems that require
frequent Write-Read transitions.
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. The clock input is qualified by
the Clock Enable (CEN) signal, which when deasserted
suspends operation and extends the previous clock cycle.
Maximum access delay from the clock rise is 6.5 ns (133-MHz
device).
Write operations are controlled by the two or four Byte Write
Select (BW
X
) and a Write Enable (WE) input. All writes are
conducted with on-chip synchronous self-timed write circuitry.
Three synchronous Chip Enables (CE
1
, CE
2
, CE
3
) and an
asynchronous Output Enable (OE) provide for easy bank
selection and output tri-state control. In order to avoid bus
contention, the output drivers are synchronously tri-stated
during the data portion of a write sequence.
Selection Guide
133 MHz
100 MHz
Unit
Maximum Access Time
6.5
7.5
ns
Maximum Operating Current
250
180
mA
Maximum CMOS Standby Current
40
40
mA
Note:
1. For best-practices recommendations, please refer to the Cypress application note
System Design Guidelines
on www.cypress.com.
"Loading the manual" means you need to wait until the file loads and becomes available for online reading. Some manuals are very large, and the time they take to appear depends on your internet speed.
Summary
CY7C1355CCY7C1357C Document #: 38-05539 Rev. *E Page 3 of 28 Pin Configurations 100-Pin TQFP Pinout A A A A A1 A0 NC /288M NC/144M V SS V DD NC/36M A A A A A A DQP B DQ B DQ B V DDQ V SS DQ B DQ B DQ B DQ B V SS V DDQ DQ B DQ B V SS NC V DD DQ A DQ A V DDQ V SS DQ A DQ A DQ A DQ A V SS V DDQ DQ A DQ...
CY7C1355CCY7C1357C Document #: 38-05539 Rev. *E Page 6 of 28 Pin Configurations (continued) 165-Ball FBGA Pinout (3 Chip enable with JTAG) CY7C1355C (256K x 36) 2 3 4 5 6 7 1 A B CD E F G H J K L M N P R TDO NC/576M NC/1G DQP C DQ C DQP D NC DQ D CE 1 BW B CE 3 BW C CEN A CE2 DQ C DQ D DQ D MODE NC ...
CY7C1355CCY7C1357C Document #: 38-05539 Rev. *E Page 7 of 28 Pin Definitions Name I/O Description A 0 , A 1 , A Input- Synchronous Address Inputs used to select one of the address locations . Sampled at the rising edge of the CLK. A [1:0] are fed to the two-bit burst counter. BW A , BW B BW C , BW D...
