NEC uPD75P3116 - Manual

NEC uPD75P3116

NEC uPD75P3116 – Manual, read for free online in PDF format. We hope this helps you resolve any issues you may have. If you have further questions, please contact us through the contact form.

1 Page 1
2 Page 2
3 Page 3
4 Page 4
5 Page 5
6 Page 6
7 Page 7
8 Page 8
9 Page 9
10 Page 10
11 Page 11
12 Page 12
13 Page 13
14 Page 14
15 Page 15
16 Page 16
17 Page 17
18 Page 18
19 Page 19
20 Page 20
21 Page 21
22 Page 22
23 Page 23
24 Page 24
25 Page 25
26 Page 26
27 Page 27
28 Page 28
29 Page 29
30 Page 30
31 Page 31
32 Page 32
33 Page 33
34 Page 34
35 Page 35
36 Page 36
37 Page 37
38 Page 38
39 Page 39
40 Page 40
41 Page 41
42 Page 42
43 Page 43
44 Page 44
45 Page 45
46 Page 46
47 Page 47
48 Page 48
49 Page 49
50 Page 50
51 Page 51
52 Page 52
53 Page 53
54 Page 54
55 Page 55
56 Page 56
57 Page 57
58 Page 58
59 Page 59
60 Page 60
61 Page 61
62 Page 62
63 Page 63
64 Page 64
65 Page 65
66 Page 66
67 Page 67
68 Page 68
69 Page 69
70 Page 70
Page: / 70

Table of Contents:

  • Page 2 – FUNCTION OUTLINE
  • Page 4 – Always connect the V; during normal operation.; BIAS
  • Page 5 – PIN IDENTIFICATIONS
  • Page 9 – pin does not operate correctly when it is not connected to the V; pin during normal operation.
  • Page 10 – When the split resistor is incorporated:; Low level
  • Page 14 – Mk I AND Mk II MODE SELECTION FUNCTION; Setting the stack bank selection (SBS) register for the; Differences Between Mk I Mode and Mk II Mode
  • Page 15 – at the beginning of the program. When using the Mk II mode,; Set the desired value for; Figure 4-1. Format of Stack Bank Selection Register
  • Page 16 – DIFFERENCES BETWEEN; User’s Manual
  • Page 17 – MEMORY CONFIGURATION; Can only be used in the Mk II mode.; Remark; to addresses with changes in the PC’s lower 8 bits only.
  • Page 18 – Memory bank 0 or 1 can be selected as the stack area.
  • Page 19 – + or – symbols are keywords that should be entered as they are.
  • Page 21 – (3) Description of symbols used in addressing area; MB indicates access-enabled memory banks.; . Use the PCC setting to select from among four cycle
  • Page 22 – Only the lower 3 bits in the B register are valid.
  • Page 25 – Only the lower two bits in the B register are valid.
  • Page 28 – Caution; When +6 V is applied to the V
  • Page 29 – Program Memory Write Procedure; Data input
  • Page 30 – Program Memory Read Procedure
  • Page 31 – the PROM should be verified via screening.; Storage Temperature
  • Page 32 – μμμμμ; ELECTRICAL SPECIFICATIONS; Absolute Maximum Ratings (T; Note When LCD is driven in normal mode: T
  • Page 33 – Main System Clock Oscillator Characteristics (T; When the power supply voltage is 1.8 V; or releasing; • Keep the wiring length as short as possible.; • Do not fetch signals from the oscillator.
  • Page 34 – Subsystem Clock Oscillator Characteristics (T
  • Page 35 – DC Characteristics (T
  • Page 37 – AC Characteristics (T; Supply voltage V
  • Page 38 – Serial Transfer Operation; and C
  • Page 40 – Clock Timing; X1 input
  • Page 41 – Serial Transfer Timing; SCK
  • Page 42 – RESET
  • Page 43 – unstable operation at the start of oscillation.
  • Page 44 – Data Retention Timing (STOP Mode Release by RESET)
  • Page 45 – DC Programming Characteristics (T
  • Page 46 – Data output
  • Page 47 – Supply voltage V; Supply current I; vs V
  • Page 49 – N O T E; detail of lead end
  • Page 52 – RECOMMENDED SOLDERING CONDITIONS; The; Note After opening the dry pack, store it at 25; C or less and 65% RH or less for the allowable storage period.
  • Page 54 – APPENDIX A. LIST OF
  • Page 56 – APPENDIX B. DEVELOPMENT TOOLS; OS for
  • Page 57 – PROM Write Tools; IBM PCs
  • Page 58 – Debugging Tools; This is a product of TOKYO ELETECH CORPORATION.
  • Page 59 – OS for IBM PCs; The following operating systems for IBM PCs are supported.; OS; IBM DOS; Only English mode is supported.
  • Page 62 – G F E D
  • Page 63 – Notes on Target System Design; and conversion socket or conversion adapter.
  • Page 65 – APPENDIX C. RELATED DOCUMENTS; versions are not marked as such.; Documents Related to Devices
  • Page 66 – Other Related Documents; Document Name
  • Page 68 – NOTES FOR CMOS DEVICES; PRECAUTION AGAINST ESD FOR SEMICONDUCTORS; to be taken for PW boards with semiconductor devices on it.; HANDLING OF UNUSED INPUT PINS FOR CMOS; pin should be connected to V; or GND with a resistor, if it is considered to have a possibility of; STATUS BEFORE INITIALIZATION OF MOS DEVICES; having reset function.
  • Page 69 – Regional Information; Device availability; Branch The Netherlands
  • Page 70 – s u p p o r t s y s t e m s a n d m e d i c a l e q u i p m e n t f o r l i f e s u p p o r t , e t c .
Loading the manual

1994

DATA SHEET

The

µ

PD75P3116 replaces the

µ

PD753108’s internal mask ROM with a one-time PROM, and features expanded

ROM capacity.

Because the

µ

PD75P3116 supports programming by users, it is suitable for use in evaluation of systems in the

development stage using the

µ

PD753104, 753106, or 753108, and for use in small-scale production.

Detailed information about functions is provided in the following User’s Manual. Be sure to read it before

designing:

µ

PD753108 User’s Manual: U10890E

FEATURES

Compatible with

µ

PD753108

Memory capacity:

• PROM: 16384

×

8 bits

• RAM:

512

×

4 bits

Can be operated in same power supply voltage range as the mask version

µ

PD753108

• V

DD

= 1.8 to 5.5 V

On-chip LCD controller/driver

QTOP

TM

microcontroller

Remark

QTOP microcontrollers are microcontrollers with on-chip one-time PROM that are totally supported by NEC.

This support includes writing application programs, marking, screening, and verification.

ORDERING INFORMATION

Part Number

Package

µ

PD75P3116GC-AB8

64-pin plastic QFP (14

×

14)

µ

PD75P3116GK-8A8

64-pin plastic LQFP (12

×

12)

µ

PD75P3116GC-8BS

64-pin plastic LQFP (14

×

14)

Caution This device does not provide an internal pull-up resistor connection function by means of mask

option.

µ

PD75P3116

MOS INTEGRATED CIRCUIT

4-BIT SINGLE-CHIP MICROCONTROLLER

The mark

shows major revised points.

Document No.

U11369EJ3V0DS00 (3rd edition)

Date Published March 2002 N CP(K)
Printed in Japan

The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for
availability and additional information.

"Loading the manual" means you need to wait until the file loads and becomes available for online reading. Some manuals are very large, and the time they take to appear depends on your internet speed.

Summary

Page 2 - FUNCTION OUTLINE

µ PD75P3116 2 Data Sheet U11369EJ3V0DS FUNCTION OUTLINE Item Function Instruction execution time • 0.95, 1.91, 3.81, or 15.3 µ s (main system clock: @ 4.19 MHz) • 0.67, 1.33, 2.67, or 10.7 µ s (main system clock: @ 6.0 MHz) • 122 µ s (subsystem clock: @ 32.768 kHz) Internal memory PROM 16384 × 8 bit...

Page 4 - Always connect the V; during normal operation.; BIAS

µ PD75P3116 4 Data Sheet U11369EJ3V0DS 1. PIN CONFIGURATION (TOP VIEW) • 64-pin plastic QFP (14 × 14): µ PD75P3116GC-AB8 • 64-pin plastic LQFP (12 × 12): µ PD75P3116GK-8A8 • 64-pin plastic LQFP (14 × 14): µ PD75P3116GC-8BS Note Always connect the V PP pin directly to V DD during normal operation. 48...

Page 5 - PIN IDENTIFICATIONS

µ PD75P3116 5 Data Sheet U11369EJ3V0DS PIN IDENTIFICATIONS P00 to P03: Port 0 COM0 to COM3: Common output 0 to 3 P10 to P13: Port 1 V LC0 to V LC2 : LCD power supply 0 to 2 P20 to P23: Port 2 BIAS: LCD power supply bias control P30 to P33: Port 3 LCDCL: LCD clock P50 to P53: Port 5 SYNC: LCD synchro...

Other NEC Models

All NEC Other