Cypress STK17TA8 - Manual

Cypress STK17TA8

Cypress STK17TA8 – Manual, read for free online in PDF format. We hope this helps you resolve any issues you may have. If you have further questions, please contact us through the contact form.

1 Page 1
2 Page 2
3 Page 3
4 Page 4
5 Page 5
6 Page 6
7 Page 7
8 Page 8
9 Page 9
10 Page 10
11 Page 11
12 Page 12
13 Page 13
14 Page 14
15 Page 15
16 Page 16
17 Page 17
18 Page 18
19 Page 19
20 Page 20
21 Page 21
22 Page 22
23 Page 23
Page: / 23

Table of Contents:

  • Page 3 – STORE
  • Page 4 – AC Test Conditions; Figure 2; Capacitance
  • Page 5 – RTC DC Characteristics
  • Page 8 – AutoStore/Power Up Recall; RECALL
  • Page 10 – Hardware STORE to SRAM Disabled; Hardware STORE Pulse Width; Soft Sequence Processing Time
  • Page 11 – MODE Selection; Mode
  • Page 12 – nvSRAM Operation; SRAM READ; Figure 14. AutoStore Mode; SRAM WRITE; DC Electrical; Software STORE; k O
  • Page 13 – “Stopping And Starting The RTC Oscillator”
  • Page 14 – Figure 15. Current versus Cycle Time; RTC Operations; Real Time Clock; Capacitor Value
  • Page 15 – Watchdog Timer; Note; Power Monitor
  • Page 16 – Interrupts; Figure 16. Interrupt Block Diagram; Interrupt Register; Flags Register
  • Page 17 – RTC Register; Register
  • Page 18 – Register Map Detail
  • Page 22 – Package Diagrams
  • Page 23 – Document History Page; Worldwide Sales and Design Support; Change
Loading the manual

STK17TA8

128k X 8 AutoStore™ nvSRAM

with Real Time Clock

Cypress Semiconductor Corporation

198 Champion Court

San Jose

,

CA 95134-1709

408-943-2600

Document #: 001-52039 Rev. **

Revised March 02, 2009

Features

nvSRAM Combined with Integrated Real Time Clock Functions

(RTC, Watchdog Timer, Clock Alarm, Power Monitor)

Capacitor or Battery Backup for RTC

25, 45 ns Read Access and Read/Write Cycle Time

Unlimited Read/Write Endurance

Automatic nonvolatile STORE on Power Loss

Nonvolatile STORE Under Hardware or Software Control

Automatic RECALL to SRAM on Power Up

Unlimited RECALL Cycles

200K STORE Cycles

20-Year nonvolatile Data Retention

Single 3 V +20%, -10% Power Supply

Commercial and Industrial Temperatures

48-pin 300-mil SSOP Package (RoHS-Compliant)

Description

The Cypress STK17TA8 combines a 1 Mb nonvolatile static RAM

(nvSRAM) with a full featured real time clock in a reliable,

monolithic integrated circuit.
The 1 Mb nvSRAM is a fast static RAM with a nonvolatile

Quantum Trap storage element included with each memory cell.
The SRAM provides the fast access and cycle times, ease of use

and unlimited read and write endurance of a normal SRAM. Data

transfers automatically to the nonvolatile storage cells when

power loss is detected (the STORE operation). On power up,

data is automatically restored to the SRAM (the RECALL

operation). Both STORE and RECALL operations are also

available under software control.
The real time clock function provides an accurate clock with leap

year tracking and a programmable, high accuracy oscillator. The

Alarm function is programmable for one-time alarms or periodic

minutes, hours, or days alarms. There is also a programmable

watchdog timer for processor control.

Logic Block Diagram







R

O

W

DE

CO

D

E

R

INPU

T B

U

FFE

R

S

COLUMN DEC

G

E

W

COLUMN I/O

POWER

CONTROL

HSB

STORE/

RECALL

CONTROL

SOFTWARE

DETECT

A

15

– A

0

A

5

A

6

A

7

A

8

A

9

A

12

A

13

A

14

A

15

A

16

Quantum Trap

1024 X 1024

STATIC RAM

ARRAY

1024 X 1024

STORE

RECALL

DQ

0

DQ

1

DQ

2

DQ

3

DQ

4

DQ

5

DQ

6

DQ

7

A

0

A

1

A

2

A

3

A

4

A

10

A

11

V

CC

V

CAP

RTC

MUX

A

16

– A

0

X

1

X

2

INT

V

RTCbat

V

RTCcap

[+] Feedback

"Loading the manual" means you need to wait until the file loads and becomes available for online reading. Some manuals are very large, and the time they take to appear depends on your internet speed.

Summary

Page 3 - STORE

STK17TA8 Document #: 001-52039 Rev. ** Page 3 of 23 Absolute Maximum Ratings Voltage on Input Relative to Ground ................–0.1V to 4.1VVoltage on Input Relative to V SS .........–0.5V to (V CC + 0.5V) Voltage on DQ 0-7 or HSB.....................–0.5V to (V CC + 0.5V) Temperature under Bias ....

Page 4 - AC Test Conditions; Figure 2; Capacitance

STK17TA8 Document #: 001-52039 Rev. ** Page 4 of 23 AC Test Conditions Input Pulse Levels ....................................................0V to 3VInput Rise and Fall Times ............................................ <5 nsInput and Output Timing Reference Levels .................... 1.5VOutpu...

Page 5 - RTC DC Characteristics

STK17TA8 Document #: 001-52039 Rev. ** Page 5 of 23 RTC DC Characteristics Figure 4. RTC Recommended Component Configuration Symbol Parameter Commercial Industrial Units Notes Min Max Min Max I BAK RTC Backup Current — 300 — 350 nA From either V RTCcap or V RTCbat V RTCbat RTC Battery Pin Voltage 1....

Other Cypress Models

All Cypress Other