Cypress CY7C63513C - Manual

Cypress CY7C63513C – Manual, read for free online in PDF format. We hope this helps you resolve any issues you may have. If you have further questions, please contact us through the contact form.

Page 3 – Logic Block Diagram; Pin Configuration; See Note 1
Page 4 – Name
Page 5 – Address Modes; Data
Page 6 – Instruction Set Summary; reserved
Page 7 – Memory Organization; Program Memory Organization
Page 10 – WDR goes high
Page 11 – General Purpose I/O Ports; The internal pull-up resistors are typically 7 k; CC
Page 13 – DAC Port
Page 16 – USB Device; Table
Page 18 – Processor Status and Control Register; Table 22.Timer Register
Page 19 – Interrupts; Table 25.Global Interrupt Enable Register
Page 21 – Truth Tables; Table 28.USB Register Mode Encoding
Page 26 – Switching Characteristics
Page 27 – Figure 8. Clock Timing; CLOCK; Figure 9. USB Data Signal Timing; Paired; Consecutive
Page 28 – Ordering Information
Page 29 – Die Pad Locations; Pin Name; XtalOut; XtalIn
Page 30 – Package Diagrams; 8-Lead Shrunk Small Outline Package SP48
Page 31 – PIN 1 ID
Page 32 – Document History Page; Issue

Loading the manual

Low-Speed High I/O, 1.5-Mbps USB Controller

CY7C63413C
CY7C63513C
CY7C63613C

Cypress Semiconductor Corporation

•

198 Champion Court

•

San Jose

CA 95134-1709

•

408-943-2600

Document #: 38-08027 Rev. *B

Revised January 6, 2006

Features

• Low-cost solution for low-speed applications with high

I/O requirements such as keyboards, keyboards with
integrated pointing device, gamepads, and many
others

• USB Specification Compliance

— Conforms to USB Specification, Versions 1.1 and 2.0

— Conforms to USB HID Specification, Version 1.1

— Supports 1 device address and 3 data endpoints

— Integrated USB transceiver

• 8-bit RISC microcontroller

— Harvard architecture

— 6-MHz external ceramic resonator

— 12-MHz internal CPU clock

• Internal memory

— 256 bytes of RAM

— 8 Kbytes of EPROM

• Interface can auto-configure to operate as PS2 or USB

• I/O port

— The CY7C63413C/513C have 24 General Purpose I/O

(GPIO) pins (Port 0 to 2) capable of sinking 7 mA per
pin (typical)

— The CY7C63613C has 12 General Purpose I/O (GPIO)

pins (Port 0 to 2) capable of sinking 7 mA per pin
(typical)

— The CY7C63413C/513C have eight GPIO pins (Port

3) capable of sinking 12 mA per pin (typical) which
can drive LEDs

— The CY7C63613C has four GPIO pins (Port 3) capable

of sinking 12 mA per pin (typical) which can drive
LEDs

— Higher current drive is available by connecting

multiple GPIO pins together to drive a common
output

— Each GPIO port can be configured as inputs with

internal pull-ups or open drain outputs or traditional
CMOS outputs

— The CY7C63513C has an additional eight I/O pins on

a DAC port which has programmable current sink
outputs

— Maskable interrupts on all I/O pins

• 12-bit free-running timer with one microsecond clock

ticks

• Watch Dog Timer (WDT)

• Internal Power-On Reset (POR)

• Improved output drivers to reduce EMI

• Operating voltage from 4.0V to 5.5V DC

• Operating temperature from 0 to 70 degrees Celsius

• CY7C63413C available in 40-pin PDIP, 48-pin SSOP, 48-

pin SSOP - Tape reel, all in Lead-Free versions for
production

• CY7C63513C available in 48-pin SSOP Lead-Free

packages for production

• CY7C63613C available in 24-pin SOIC Lead-Free

packages for production

• Industry-standard programmer support

Functional Overview

The CY7C63413C/513C/613C are 8-bit RISC One Time
Programmable (OTP) microcontrollers. The instruction set has
been optimized specifically for USB operations, although the
microcontrollers can be used for a variety of non-USB
embedded applications.

The CY7C63413C/513C features 32 General-Purpose I/O
(GPIO) pins to support USB and other applications. The I/O
pins are grouped into four ports (Port 0 to 3) where each port
can be configured as inputs with internal pull-ups, open drain
outputs, or traditional CMOS outputs. The CY7C63413C/513C
have 24 GPIO pins (Ports 0 to 2) that are rated at 7 mA typical
sink current. The CY7C63413C/513C has 8 GPIO pins (Port
3) that are rated at 12 mA typical sink current, which allows
these pins to drive LEDs.

The CY7C63613C features 16 General-Purpose I/O (GPIO)
pins to support USB and other applications. The I/O pins are
grouped into four ports (Port 0 to 3) where each port can be
configured as inputs with internal pull-ups, open drain outputs,
or traditional CMOS outputs. The CY7C63613C has 12 GPIO
pins (Ports 0 to 2) that are rated at 7 mA typical sink current.
The CY7C63613C has 4 GPIO pins (Port 3) that are rated at
12 mA typical sink current, which allows these pins to drive
LEDs.

Multiple GPIO pins can be connected together to drive a single
output for more drive current capacity. Additionally, each I/O
pin can be used to generate a GPIO interrupt to the microcon-
troller. Note the GPIO interrupts all share the same “GPIO”
interrupt vector.

The CY7C63513C features an additional 8 I/O pins in the DAC
port. Every DAC pin includes an integrated 14-Kohm pull-up
resistor. When a “1” is written to a DAC I/O pin, the output
current sink is disabled and the output pin is driven high by the
internal pull-up resistor. When a “0” is written to a DAC I/O pin,
the internal pull-up is disabled and the output pin provides the
programmed amount of sink
current. A DAC I/O pin can
be used as an input with an
internal pull-up by writing a
“1” to the pin.

[+] Feedback

"Loading the manual" means you need to wait until the file loads and becomes available for online reading. Some manuals are very large, and the time they take to appear depends on your internet speed.

Summary

Page 3 - Logic Block Diagram; Pin Configuration; See Note 1

CY7C63413CCY7C63513CCY7C63613C Document #: 38-08027 Rev. *B Page 3 of 32 . Note: 1. CY7C63613C is not bonded out for all GPIO pins shown in Logic Block Diagram. Refer to pin configuration diagram for bonded out pins. See note on page 12 for firmware code needed for unused GPIO pins. Logic Block Diag...

Page 4 - Name

CY7C63413CCY7C63513CCY7C63613C Document #: 38-08027 Rev. *B Page 4 of 32 Programming Model 14-bit Program Counter (PC) The 14-bit Program Counter (PC) allows access for up to 8kilobytes of EPROM using the CY7C63413C/513C/613Carchitecture. The program counter is cleared during reset,such that the fir...

Page 5 - Address Modes; Data

CY7C63413CCY7C63513CCY7C63613C Document #: 38-08027 Rev. *B Page 5 of 32 During an interrupt acknowledge, interrupts are disabled andthe 14-bit program counter, carry flag, and zero flag are writtenas two bytes of data memory. The first byte is stored in thememory addressed by the program stack poin...