Cypress CY7C1541V18 - Manual
Cypress CY7C1541V18 – Manual, read for free online in PDF format. We hope this helps you resolve any issues you may have. If you have further questions, please contact us through the contact form.
Table of Contents:
- Page 2 – DOFF
- Page 4 – Pin Configuration
- Page 6 – Pin Definitions; Switching Characteristics
- Page 8 – Functional Overview; Read Operations; Write Operations; Concurrent Transactions
- Page 9 – to allow the SRAM to adjust its output; Echo Clocks; DLL; Application Example; Figure 1; Figure 1. Application Example; BUS MASTER; DATA IN
- Page 12 – Disabling the JTAG Feature; Test Access Port—Test Clock; TAP Registers; Instruction Register; Boundary Scan Register; TAP Instruction Set; IDCODE
- Page 13 – ). The SRAM clock input might not be captured
- Page 14 – The state diagram for the TAP controller follows.; TAP Controller State Diagram; RESET
- Page 16 – Figure 2
- Page 17 – Instruction Codes
- Page 18 – Boundary Scan Order; Bump ID; Internal
- Page 19 – Figure 3. Power Up Waveforms; Unstable Clock
- Page 20 – DC Electrical Characteristics
- Page 21 – AC Electrical Characteristics; Capacitance
- Page 22 – Thermal Resistance; ZQ
- Page 24 – Switching Waveforms; Figure 5. Waveform for 2.0 Cycle Read Latency; WPS
- Page 25 – Ordering Information; for actual products offered.
- Page 27 – Package Diagram
- Page 28 – Document History Page; ISSUE
72-Mbit QDR™-II+ SRAM 4-Word Burst
Architecture (2.0 Cycle Read Latency)
CY7C1541V18, CY7C1556V18
CY7C1543V18, CY7C1545V18
Cypress Semiconductor Corporation
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Document Number: 001-05389 Rev. *F
Revised March 06, 2008
Features
■
Separate independent read and write data ports
❐
Supports concurrent transactions
■
375 MHz clock for high bandwidth
■
4-word burst for reducing address bus frequency
■
Double Data Rate (DDR) interfaces on both read and write ports
(data transferred at 750 MHz) at 375 MHz
■
Available in 2.0 clock cycle latency
■
Two input clocks (K and K) for precise DDR timing
❐
SRAM uses rising edges only
■
Echo clocks (CQ and CQ) simplify data capture in high-speed
systems
■
Data valid pin (QVLD) to indicate valid data on the output
■
Single multiplexed address input bus latches address inputs
for both read and write ports
■
Separate port selects for depth expansion
■
Synchronous internally self-timed writes
■
Available in x8, x9, x18, and x36 configurations
■
Full data coherency, providing most current data
■
Core V
DD
= 1.8V ± 0.1V; IO V
DDQ
= 1.4V to V
DD
■
HSTL inputs and variable drive HSTL output buffers
■
Available in 165-Ball FBGA package (15 x 17 x 1.4 mm)
■
Offered in both Pb-free and non Pb-free packages
■
JTAG 1149.1 compatible test access port
■
Delay Lock Loop (DLL) for accurate data placement
Configurations
With Read Cycle Latency of 2.0 cycles:
CY7C1541V18 – 8M x 8
CY7C1556V18 – 8M x 9
CY7C1543V18 – 4M x 18
CY7C1545V18 – 2M x 36
Functional Description
The CY7C1541V18, CY7C1556V18, CY7C1543V18, and
CY7C1545V18 are 1.8V Synchronous Pipelined SRAMs,
equipped with QDR-II+ architecture. Similar to QDR-II archi-
tecture, QDR-II+ SRAMs consists of two separate ports: the read
port and the write port to access the memory array. The read port
has dedicated data outputs to support read operations and the
write port has dedicated data inputs to support write operations.
QDR-II+ architecture has separate data inputs and data outputs
to completely eliminate the need to “turn-around” the data bus
that exists with common IO devices. Each port is accessed
through a common address bus. Addresses for read and write
addresses are latched on alternate rising edges of the input (K)
clock. Accesses to the QDR-II+ read and write ports are
completely independent of one another. To maximize data
throughput, both read and write ports are equipped with DDR
interfaces. Each address location is associated with four 8-bit
words (CY7C1541V18), 9-bit words (CY7C1556V18), 18-bit
words (CY7C1543V18), or 36-bit words (CY7C1545V18) that
burst sequentially into or out of the device. Because data is trans-
ferred into and out of the device on every rising edge of both input
clocks (K and K), memory bandwidth is maximized while simpli-
fying system design by eliminating bus “turn-arounds”.
Depth expansion is accomplished with port selects, which
enables each port to operate independently.
All synchronous inputs pass through input registers controlled by
the K or K input clocks. All data outputs pass through output
registers controlled by the K or K input clocks. Writes are
conducted with on-chip synchronous self-timed write circuitry.
Selection Guide
Description
375 MHz
333 MHz
300 MHz
Unit
Maximum Operating Frequency
375
333
300
MHz
Maximum Operating Current
x8
1300
1200
1100
mA
x9
1300
1200
1100
x18
1300
1200
1100
x36
1370
1230
1140
Note
1. The QDR consortium specification for V
DDQ
is 1.5V + 0.1V. The Cypress QDR devices exceed the QDR consortium specification and are capable of supporting
V
DDQ
= 1.4V to V
DD
.
"Loading the manual" means you need to wait until the file loads and becomes available for online reading. Some manuals are very large, and the time they take to appear depends on your internet speed.
Summary
CY7C1541V18, CY7C1556V18CY7C1543V18, CY7C1545V18 Document Number: 001-05389 Rev. *F Page 2 of 28 Logic Block Diagram (CY7C1541V18) Logic Block Diagram (CY7C1556V18) 2M x 8 A rr a y CLK A (20:0) Gen. K K Control Logic Address Register D [7:0] Rea d Add. Decode Read Data Reg. RPS WPS Control Logic Add...
CY7C1541V18, CY7C1556V18CY7C1543V18, CY7C1545V18 Document Number: 001-05389 Rev. *F Page 4 of 28 Pin Configuration The pin configuration for CY7C1541V18, CY7C1556V18, CY7C1543V18, and CY7C1545V18 follow. [2] 165-Ball FBGA (15 x 17 x 1.4 mm) Pinout CY7C1541V18 (8M x 8) 1 2 3 4 5 6 7 8 9 10 11 A CQ A ...
CY7C1541V18, CY7C1556V18CY7C1543V18, CY7C1545V18 Document Number: 001-05389 Rev. *F Page 6 of 28 Pin Definitions Pin Name IO Pin Description D [x:0] Input- Synchronous Data Input Signals. Sampled on the rising edge of K and K clocks when valid write operations are active. CY7C1541V18 − D [7:0] CY7C1...
