Cypress CY7C1470BV25 - Manual
Cypress CY7C1470BV25 – Manual, read for free online in PDF format. We hope this helps you resolve any issues you may have. If you have further questions, please contact us through the contact form.
Table of Contents:
- Page 4 – Pin Configurations
- Page 5 – TMS
- Page 8 – Functional Overview; Single Read Accesses; Single Read; Single Write Accesses
- Page 9 – Sleep Mode; ZZ Mode Electrical Characteristics
- Page 12 – Disabling the JTAG Feature; through a pull up resistor. TDO must be left; Performing a TAP Reset; A RESET is performed by forcing TMS HIGH (V; TAP Registers; Figure 2. TAP Controller State Diagram; Figure 3. TAP Controller Block Diagram
- Page 13 – “TAP Controller Block Diagram”; Boundary Scan Order tables on page 17; TAP Instruction Set; “Identification
- Page 14 – Figure 4. TAP Timing; T e st Clo ck
- Page 15 – TAP AC Switching Characteristics
- Page 16 – V TAP AC Test Conditions; T D O; TAP DC Electrical Characteristics And Operating Conditions
- Page 19 – Electrical Characteristics
- Page 21 – Switching Characteristics; “AC Test Loads and
- Page 22 – Switching Waveforms; Figure 6
- Page 23 – Figure 7. NOP, STALL and DESELECT Cycles; Figure 8; Mode Timing
- Page 24 – Ordering Information; for actual products offered.
- Page 26 – Package Diagrams
- Page 29 – Document History Page; Description of Change
72-Mbit (2M x 36/4M x 18/1M x 72)
Pipelined SRAM with NoBL™ Architecture
CY7C1470BV25
CY7C1472BV25, CY7C1474BV25
Cypress Semiconductor Corporation
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Document #: 001-15032 Rev. *D
Revised February 29, 2008
Features
■
Pin-compatible and functionally equivalent to ZBT™
■
Supports 250 MHz bus operations with zero wait states
❐
Available speed grades are 250, 200, and 167 MHz
■
Internally self-timed output buffer control to eliminate the need
to use asynchronous OE
■
Fully registered (inputs and outputs) for pipelined operation
■
Byte Write capability
■
Single 2.5V power supply
■
2.5V IO supply (V
DDQ
)
■
Fast clock-to-output times
❐
3.0 ns (for 250-MHz device)
■
Clock Enable (CEN) pin to suspend operation
■
Synchronous self-timed writes
■
CY7C1470BV25, CY7C1472BV25 available in
JEDEC-standard Pb-free 100-pin TQFP, Pb-free and
non-Pb-free 165-ball FBGA package. CY7C1474BV25
available in Pb-free and non-Pb-free 209-ball FBGA package
■
IEEE 1149.1 JTAG Boundary Scan compatible
■
Burst capability—linear or interleaved burst order
■
“ZZ” Sleep Mode option and Stop Clock option
Functional Description
The CY7C1470BV25, CY7C1472BV25, and CY7C1474BV25
are 2.5V, 2M x 36/4M x 18/1M x 72 synchronous pipelined burst
SRAMs with No Bus Latency™ (NoBL
™)
logic, respectively.
They are designed to support unlimited true back-to-back read
or write operations with no wait states. The CY7C1470BV25,
CY7C1472BV25, and CY7C1474BV25 are equipped with the
advanced (NoBL) logic required to enable consecutive read or
write operations with data being transferred on every clock cycle.
This feature dramatically improves the throughput of data in
systems that require frequent read or write transitions. The
CY7C1470BV25, CY7C1472BV25, and CY7C1474BV25 are
pin-compatible and functionally equivalent to ZBT devices.
All synchronous inputs pass through input registers controlled by
the rising edge of the clock. All data outputs pass through output
registers controlled by the rising edge of the clock. The clock
input is qualified by the Clock Enable (CEN) signal, which when
deasserted suspends operation and extends the previous clock
cycle. Write operations are controlled by the Byte Write Selects
(BW
a
–BW
d
for CY7C1470BV25, BW
a
–BW
b
for
CY7C1472BV25, and BW
a
–BW
h
for CY7C1474BV25) and a
Write Enable (WE) input. All writes are conducted with on-chip
synchronous self-timed write circuitry.
Three synchronous Chip Enables (CE
1
, CE
2
, CE
3
) and an
asynchronous Output Enable (OE) provide for easy bank
selection and output tri-state control. To avoid bus contention,
the output drivers are synchronously tri-stated during the data
portion of a write sequence.
Selection Guide
Description
250 MHz
200 MHz
167 MHz
Unit
Maximum Access Time
3.0
3.0
3.4
ns
Maximum Operating Current
450
450
400
mA
Maximum CMOS Standby Current
120
120
120
mA
"Loading the manual" means you need to wait until the file loads and becomes available for online reading. Some manuals are very large, and the time they take to appear depends on your internet speed.
Summary
CY7C1470BV25 CY7C1472BV25, CY7C1474BV25 Document #: 001-15032 Rev. *D Page 4 of 29 Pin Configurations A A A A A 1 A 0 V SS V DD A A A A A A V DDQ V SS DQb DQb DQb V SS V DDQ DQb DQb V SS NC V DD DQaDQa V DDQ V SS DQaDQa V SS V DDQ V DDQ V SS DQc DQc V SS V DDQ DQc V DD V SS DQd DQd V DDQ V SS DQdDQd...
CY7C1470BV25 CY7C1472BV25, CY7C1474BV25 Document #: 001-15032 Rev. *D Page 5 of 29 Pin Configurations (continued) 165-Ball FBGA (15 x 17 x 1.4 mm) Pinout CY7C1470BV25 (2M x 36) CY7C1472BV25 (4M x 18) 2 3 4 5 6 7 1 A B CD E F G H J K L M N P R TDO NC/576M NC/1G DQP c DQ c DQP d NC DQ d A CE 1 BW b CE...
CY7C1470BV25 CY7C1472BV25, CY7C1474BV25 Document #: 001-15032 Rev. *D Page 8 of 29 Functional Overview The CY7C1470BV25, CY7C1472BV25, and CY7C1474BV25are synchronous-pipelined Burst NoBL SRAMs designed specif-ically to eliminate wait states during read or write transitions. Allsynchronous inputs pa...
