IBM CLC-CAPT-PCASM - Manual

IBM CLC-CAPT-PCASM

IBM CLC-CAPT-PCASM – Manual, read for free online in PDF format. We hope this helps you resolve any issues you may have. If you have further questions, please contact us through the contact form.

1 Page 1
2 Page 2
3 Page 3
4 Page 4
5 Page 5
6 Page 6
7 Page 7
8 Page 8
9 Page 9
10 Page 10
11 Page 11
12 Page 12
13 Page 13
14 Page 14
15 Page 15
Page: / 15

Table of Contents:

  • Page 2 – Operation of Data Capture Board
  • Page 3 – Histogram Mode; Hardware Configuration; Jumpers; WCLK should; DIP Switches; ON; FPGA
  • Page 4 – Power Up the System; Light Emitting Diode (LED) Status Monitors; Software Configuration
  • Page 6 – Select; “Histogram Debug”; When the data capture control panel returns, you
  • Page 7 – Hardware; General Description and Program Options
  • Page 11 – ton to perform an FFT on the captured data.; Section IV. Data Analysis Tools
  • Page 12 – variable
  • Page 15 – Data Capture Boar
Loading the manual

© 1999 National Semiconductor Corporation

http://www.national.com

Printed in the U.S.A.

N

Section I. Introduction

The CLC3790093 Data Capture Board enables simple evaluation
of National Semiconductor’s High Speed Analog to Digital Con-
verters (ADCs) and the Diversity Receiver Chip Set (DRCS). The
Data Capture Board interfaces the outputs of these devices to the
standard serial port available on the back of most Personal
Computers (PCs). We have provided PC software to control the
data capture function and Matlab

®

scripts for data analysis.

A block diagram of the evaluation test bed is shown below.

The Data Capture Board contains a field-programmable gate
array (FPGA) that controls its operation. An EPROM configures
the FPGA after power is applied. The serial interface is provided
by a UART (Universal Asynchronous Receiver/Transmitter), an
oscillator, and a level translator IC. The captured data is stored in
either three 32K x 8 static RAMs (organized into 24-bit words) or
in a FIFO containing 32K 18-bit words. LEDs provide a visual
indication of activity. DIP switches and a jumper configure several
capture functions.

Section II. Capturing Data from ADC
Evaluation Boards

Getting Started

To use the Data Capture board to capture data from a National
Semiconductor Analog to Digital converter, you will need the
following hardware, software, and documentation.

CLC-CAPT-PCASM
Data Capture Board User’s Guide

Table of Contents

I. Introduction
II. Capturing Data from ADC

Evaluation

Boards

III. Capturing Data from the DRCS

Evaluation Boards

IV. Data Analysis using Matlab

Script

Files

May 1999

Rev 1.0.0

CLC-CAPT

-PCASM

Data Capture Boar

d User’

s Guide

CLC5956

Evaluation Board

CLC5958

Evaluation Board

Digital Receiver

ChipSet (DRCS)

Evaluation Board

Data

Capture

Board

National Semiconductor

High-Speed Converter

Evaluation Test Bed

"Loading the manual" means you need to wait until the file loads and becomes available for online reading. Some manuals are very large, and the time they take to appear depends on your internet speed.

Summary

Page 2 - Operation of Data Capture Board

http://www.national.com 2 Hardware 1. CLC3790093 Data Capture Board (CLC-CAPT-PCASM) 2. CLC Evaluation Board. Several ADC products can be evaluated with this system. Currently, the choicesare the CLC5956 (12-bit 65MSPS ADC), or theCLC5958 (14-bit 52MSPS ADC). Each producthas a unique evaluation boar...

Page 3 - Histogram Mode; Hardware Configuration; Jumpers; WCLK should; DIP Switches; ON; FPGA

3 http://www.national.com complement number can be converted to offset binary byinverting the MSB. This is the first step in the Matlabroutine for FFT analysis. Histogram Mode In the second mode of operation, the “Histogram” mode,the data capture board operates as a hardware histo-grammer. The board...

Page 4 - Power Up the System; Light Emitting Diode (LED) Status Monitors; Software Configuration

http://www.national.com 4 SMA Connectors The output clock SMA connector provides a signal thatcan be used to phase lock a signal source. Thefrequency is that of the input clock signal divided by 2.For example, with an attached CLC5958 ADC evaluationboard at 52MSPS the clock output signal will be a 2...

Other IBM Models

All IBM Other